Development of a radiation-hard CMOS process by Power, W. L.
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Introduction
This effort is a follow-on to that developed under NASA Contract
NAS8-32634. In that work it was shown that. the PJASA /MSFC C-0.15 Devices
are. not sufficiently proton radiation resistant, and therefore are not
suitable for prolonged space flight missions. It was recommended that
various techniques be •investigated which appear to have the potential
for improving the radiation hardness of these • devices. The three key
recommended processing techniques for producing more radiation tolerant
CMOS structures are
1) Making the gate oxide. thin. It has been shown that radiation deg-
redatan is proportional to the cube of oxide thir. iCness ^1^ so that
a relatively small reduction in thickness can greatly improve ra-
diction resistance.
2} Cleanlisress and contamination control.
3) Tnvestigate different oxide growth conditions (.1 ow temperature dry,
TCE and NCL).
Nigh quality clean oxides are more radiation tolerant [1-3J. Technique 2
addresses the reduction of metalic ion contamination. Technique 3 will
produce a higher qua lity oxide by using slow growth rate conditions,. and
will minimize the effects of any residual sodium contamination through
the introducti : an of hydrogen and chlorine into the oxide during growth.
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Introduction
This effort is a follow-vn to that developed under NASA Contract
NAS8-32634. Tn that work it was shown that the NASA^f^1SFC C- q 15 Devices
are not sufficiently proton radiation resistant, and. therefore are not
suitable far prolonged. space flight missions. It was recommended that
various techniques be investigated which appear to have the potential
for improving the radiation hardness of these^dwvices. The three key
recommended processing techniques for producing more r adiation tolerant
CMOS structures are
1^ Making the gate oxide thin. It has been shown that radiation dep-
redation is proportional to the. cube of oxide thickness [1] so that
a relatively small reduction in thickness can greatly improve. ra-
diation resistance.
2) Cleanliness and contamination control.
3^ Tnvestigate different oxide growth conditions (.low temperature dry,
TCE and NCL).
High quality clean oxides are more radiation tolerant [1 -3]. Technique 2
addresses the reduction of metalic ion contamination. Technique 3 will
produce a higher quality oxide by using slow growth rate conditions, and
will minimize the effects of any residual sodium contamination through
the introduction of hydrogen and chlorine into the oxide during grs^wth.
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Processing Plan	 s
The processing step, involved in this effort followed the .4SFC
Complementary Metal Oxide Semiconductor (Including Multilevel Intercon-
	 F
nect Metalization} Process Handbook as ou tlined in NASA Technical Mem-
orandum 78188. The process employed deviated from the NASA process in
°
^	 the following manner. The gate oxide thickness was w.duced from 1300A
to a Range of 8A0-900A.
	 The oxides were grown using (a} a dry oxide, ^^
(b) a HCL oxide and {c) a trichloroethylene oxide. In addition, the
f
furnace tubes were carefully cleaned to insure that they were free from
	 `
any contaminants, particularly sodium j3-5^. The cleanliness procedure
involved removing all tubes from the furnace and cleaning them in nitric
and hydraflouric acid solui^ions= Prior to each diffusion or oxidation
process the tube was purged using a mixture of trichloroethylene and
oxygen at 1100°C for ten to twenty four hours.
The processing steps employed are as follows; The starting material
was 'an N-type silicon wafer ,phosphorous doped, 5-8 ohm-cm, a100> arien-
Cation. Seven wafers were. employed for each run. Wafer numbers 1, 2,
and 7 were test wafers, and wafer numbers 3, 4, 5, and 6 were device
wafers, The initial cleaning process involved first a mechanical clean
in wh%ch wafers are spun at 2000 RPM .and scrubbed with cotton swab wet
with methanol. The second cleaning step was a solvent clean in which
tfie wafers are placed in boiling trichloroethylene for five minutes,
then placed in boiling acetone far five minutes, then placed in boiling
methanol for five minutes, and finally a dionized water rinse far five
minutes.
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The .pre oxidation/diffusion cleaning process invo1vES both an or-
ganic clean and a metallic ion clean. In the organic c'eaning process
the wafers are placed in a boiling (95°C) mixture consistin3 of 7U°d sul-
furic acid and 3O^ hydrogen peroxide fora period of five mi!^utes. They
are then rinsed in DI water for one minute. The wafers are then dipped
in a 10^ HF solution for 30 seconds, They are then washed in OT water
for five minutes.
In the metallic cleaning process the wafers are placed in a boiling
(95°G^ mixture consisting of eq ►.aal parts of HGL, Hydrogen Peroxide, and
D1 water fora period of five minutes. They are then rinsed in GI water
for one minute. The wafers are then dipped in a 10^ H^ sr^lution for 30
seconds and. finally washed xn Dd water for five minutes ^l^afers are then
bl owr^ dry with 1V2,
Gate Oxide Process Development
Three types of oxide were grown to determine/def°ine a process for
producing an oxide as free from positive mobile ions as possible. They
were: a dry oxide, an oxide grown i^n a trichlarflethylene vapor to pro-
vide C1 dons to gather positive mobile ion, and an oxide grown in an
HCL vapor.
The dry and TCE oxides were grown at 1000°C because of the slow
growth rate at lower tEmperatures, the HCL oxide was grown at 900.°C. In
all cases the furnace was purged in a TCE-Oxygen vapor at 1100°C fir 11
to 24 hours before the process run.
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my Oxide Process
Furnace Temperature 1000°C
Slow Puah wafers into furnace 5 mina tes.
Gas	 Time.
N2 - 1^/min 021>~/min	 5 minutes
02 - 1^/min	 2 hours
N^ - 1^/min	 15 rninutes
Slow pull from furnace 5 rninutes.
°
This schedule produced an oxide of ^ 1075A,
T^CE Oxide Process.
T.hs TCE was introduced into the furnace by bubbling N 2 through
Liquid TCE in a quartz liquid source bubbler. TCE temperature main-
tained at 20°C. Ratio TCE vapor to oxygen 1:10.
Furnace Temperature 1'100°C
.Slow push wafers into furnace 5 minutes.
Gas	 T ^i me
N2 1Q/min 02 1Q/mir,	 5 minutes
N2 + TCE ^600cc/min	 1 hour
02 1Q/min
N2 1R/min.
	
l5 rninutes
Slow pull fti^om furnace. 5 minutes.
°
This schedule produced an oxide of ^ 1050A.
HCL Oxide Process
HCL vapor was introduced %nto the furnace by bubbling 0 2 through a
solution of HCL and 1)I .water at a ratio of HCL to H2O of l:l. A T liter
quartz .water bubbler was used temperature maintained at 95°C.
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Furnace Temperature X00°C
Slow push wafers into furnace 5 minutes..
Ga s
N2/0^ - 1R/min
02 - 1^,/min
02 + HC1 - 1^/min
N2 1R/min
{,furnace Temperature increased to 105Q°C)
Slow pu11 from furnace 5,i^inutes (.N2},
Time
5 minutes {push in)
70 minutes
60 minutes
20 minutes
Axide Test - CV Plot
°
All oxides were etched in BOE at 20°C to approximately 9n0A and an
aluminum film was deposited on the wafers 7500A thick.
A standard photolithagraphy was used to pattern the aluminum with
	
dots, each dot has an area of 100 circular mils. 	 The pattern is.a grid
with. the dots spaced 50 mils apart. A measurement of tfie capacitor
formed by the A1-oxide. dielectric-silicon indicates the thickness of the
oxide..
CV Plots were. made with a bias sweep from -5V to +5V and a stress
of +IOV, with wafers .heated to 300°C.
Thickness	 Cap.	 Shift
°
Dry oxide	 85fiA	 26 pf	 0.53V
°
TCE	 891A
	
25 pf
	
0.14V
°
HCL	 ^09A
	
24.5 pf
	
0.03V
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:Figure 2. TCE Oxide C-V Charateristic Tox = 891A CoX = 25 pF.
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Typical CMOS Process
I, First Oxide
Wafers 1 through 7
1. Initial Glean
2. Pre-oxidation clean
3. Oxidation - Furnace Temperature 1150°C
Slow push wafers 1 through 6 into furnace.
Ga
N2 1Rjmin
QL 1 o.jmi n
02+H2O(95°C^ 1Qmin
02 1 ^ jmi n
N2 1^/min
Slow pull frcm furnace
Time
5 minutes
5 minutes
50 minutes
5 minutes
20 minutes
i^2 l^jmin
	
5 minutes
°
Oxide was blue-green co1pr indicating approximately 6000A thickness.
Wafers 1 and 2 were etched in buffered oxide etch until all oxide was
removed. Temperature of BOE 23°C, time 6 minutes. The BOE 6:1 at this
°
temperature has an etch rate of silicon dioxide of 1025Ajmin.	 ndicatii
°
an oxide thickness of 6100A.
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TL. P Well Lon Lmplantion
Wafers 3 through. 6
1. Photolithography Process with mark #1
a. Apply photoresist ^"Wayccat HR20t3"}
b, Spin at 5000 RPM » 20 sec.
c. Prpbake in infared oven 15 amps. 1.5 min,
d. Expose in ' Kasper' 2000 mash. aligner with. P Wel? mask number 1,
4 sec..
e» Spray develop with photo resist. developer for 20 sec..
f, Spray rinse with N Butyl Acetate. for 20 sec.,
g. Post bake in infared oven 15 amps 5 min,
?= P Well Etch
a. Etch wafer .#3 through ^ in BOE etch at 23°C for 6 min,
b, Strip photoresist in a solution of 709 M 2SO4 34% H2O2 for 5 min.
3. Implant protective oxide
a. Pre-oxidation clean wafers 1 through 6
b, S1 ow push in furnace Temperature TI00°C 5^ min.
Gas
	
Time
N2 1Q/min
	
5 minutes
02 1^/min	 l0 .minutes
N2 1^, /min	 15 minutes
Slow pull from furnace	 5 minutes
°
Oxide color light brown indict^ting approximately 500A, Run #5,
wafers 1-G were sent to l'1SFC at Huntsville for P Type Boron Ion
Lmp1anti on at 120 Kev to a concentrafi.i on of 2.5 x 1013 cm3,
_ .^	 _	 ,^__ _^	 ^	 ..
., _^ ---
^	 ^f
^„
^*^^^:.
. _
_.-__-_.._	 .L	 li
'°^'',y.	 '.
11
A variation of this process was to leave the photaresist nn after the P
Well Etc h and. to omit the protective oxide,
4. P We11 Drive In
a. Remove photoresist (.if 1ef^t on) in a solution of 70%-30%
H2SO4
 - N202.
0
b. Etch 4000A of silicon dioxide i:: BOE for 4 min. at 22..5°C. This
°
step removes alt the implant protective oxide and leaves 2000A
of masking oxide for pattern definition to facilitate alignment
with mask ^2.
c. Pre oxidation cleaning process.
d. Slow push into cleaned boron drive in furnace wafers 1-7.
Tear ^ier:atul^e i i 504 C .
Gas	 Time
N2 1^,/min	 5 minutes
02 1Q/min	 16 hours
N2 12/min	 30 minutes
Slow pull from furnace	 5 minutes
e. etch oxide from wafer ^1 to base silicon. BOE etch 22.5°C, 6.5
°
min. Oxide was 6500A thick.
f. Check P well depth by gruve and stain technique. - 7.5 u.
g. Cheek resistivity with four-point probe 2200 ^/r;.
III. P+ Boron Diffusion
1. Photolithography process mask ^2. (Same as photo process mask ^1).
Wafers 3 through 6
2: P+boron diffusion etch.
,^	 F _	
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a. Etch wafer #7 to base silicon in BOE etch solution, Rate time 	
,F
,.
°	 !.
and temp. X5.5 min -^ 22.5°C - oxide b500A). 	 "'
b. Etch wafers 3-6 for above time plus 30 sec.
c. Strip photoresist in H 2SO4 - H2O2 solution 70:30 5 minutes.
d. Pre diffusion cleaning process.
3. P* Boron diffusion
Wafers 2-7
Boron source was Baran-Titride wafers, "B/N 975" manufactured by the
''Carborundum Company".
a. Boron Pre-Deposit - furnace temperature 1000°C
Slow push in H2	5 minutes
Gas
	
Time
N2 250 cm3/min	 25 minutes
Slow pu11 from furnace	 5 minutes
4. BorosilicatF; glass removal
a. Etch wafer i`n BOE at 22.5^C 1 min.
6. Rinse in DI water 5 min.
c. Etch in Jacobsons etch 95°C 1 hr.
d. Rinse in DI water 5 min.
e. Etch in BOE l min.
f. kinse in DI water
g. Blow dry in N2.
5. Gheck Resistivity wafer #7 with. four point probe (33 ^/^) typical.
^^
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6. Boron Drive In - N^ Masking oxide
Wafers 1-7
Furnace temperature 950°C
a. S1 ow push in	 5 minutes
Gas
	 Time
N2	1R/min 5 minutes
02	 1^,/min 5 minutes
OZ+H1^3 @ 95°C	 1^/min 60 minutes
02	lz/m 5 minutes
N2 10 minutes
Slow pull from furnace 5 minutes
IV. N* Phosphorous Diffusion
1. Photolithography process mask ,^3 ( .Same as photo process ma=k ^1).
Wafers 3 through 6
2. N} .phosphorous diffusion etch. Wafers 2 through 6. Dxide is left
on test wafers 1 and 7.
a. Etch wafer .^2
temperature.
22..5°C
6. Etch wafers 3
c. Strip photore
5 min.
to base silicon in BOE etch. Note time and
°
4.2 min . - 4200A
through 6 for above time plus 30 sec,
list from wafers in H2SO4 - H2O2 solution 70-30 for
d. Pre diffusion cleaning process wafers 1 through 7.
3. N+ Phosphorous Diffusion^4lafers 1 through 7. Phosphorous pre deposit
is done over masking oxide on test wafers 1 and 7 to c-heck integretity
of oxide.
,:
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a. Phosphorous pre-deposit.
Phosphorous source was "Fhosphorousliconfilm" C0=5x1020 man-
ufactured by the Emulsitone Company, a liquid, it is spun on the
wafer at 3000 RPM.
b. Phosphorous furnace purged in TCE + 0 2 Temperature 1100°C for
12 hours. Temperature reduced to 1000°C for° pre-deposit. Wafers
dried at mouth of furnace for 20 minutes.
Slow push in	 5 minutes
Gas
	
Time
N2 1^,/min	 20 minutes
slow pull from furnace	 5 minutes
c. PhosPhos =iiicate glass removal.
All oxide to be removed. from wafers prior to growth of field
oxide during N+ phosphorous drive in.	
^^
Etch wafers in BOE at 225°C to base silicon time 7.5 minutes.
4. Resistivity deck - Four point probe method.
Wafer #1 (F well F^ - 2200 st/z
Wafer #2 ( N+ Fhos. ) - 13 S2/
Wafer #3 (P+ Baron) - 105 ^/i1
5. N+ Phos. Drive-in - Field Oxide
a. .Pre diffusion clean all wafers..
b. Furnace Temperature 950°C slow push in 5 minutes.
Gas	 Time
N2 1^,/min
	
5 minutes	 ^I
02 lk/min	 10 minutes
02+H2O 95°C lk/min	 60 minutes
1	 ^^:,
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Gas	 Time
02 I^/min	 10 minutes
HZ 1^/min	 20 minutes
Slow pu11 from furnace 	 5 minutes
Y. Gate Oxide
1. Photolithography process mask #4 (. same as photo process .mask #1).
Wafers 3 through 6.
'l. Gate oxide etch ^:vafers 1 through 7.
a. Etch wafers 1, 2, 7 in BOE at 50°C to base silicon.
°
time 50 sec.	 oxide ^ 41000A Thick
b. Etch wafers 3-6 in BOE at 50°C for 60 sec.
c. Strip photoresist in H 2SO4 - H2O2 (70-30) for 95°C for 5 min.
Rinse in DI water 10 min.
3. Resistidity check - Four Point Probe Method
Wafer #1 - 2300 s^/,a
Wafer #2 - 16 s^/^
Wafer #3 - 115 ^^^?
4. Gate Oxidation
a. Pre oxidation wafers 1 through 7.
b. Slow push in to pre purged furnace. Furnace tempzrature 900°C.
	
Gas.	 Time
N2 1^,/min	 5 minutes
02 1^/min	 10 minutes
OZ bubbled through.a
solution of H2O-HCL
_. _	 ^_.^	 .._	 _	 ^_....u...____-
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Gas	 Time.
1A,/min
	
60 minutes
02
 1 ^ /m%n	 10 minutes
N2 1 z/mi n
(Furnace temperature
increased to 1050°C)	 20 minutes
c. Slow pull from furnace in H2 5 minu^`es
°
Wafers a dark purple color indicating approximately 1000A of
oxide.
VI. Contact Opening
^. Photolithography process with mask number 5.
2. Contact etch. Waf ors 1 through. 7.
a. Etch wafers 1, 2 and 7 in BOE at 22.5°C. Time one minute in-
°
dicating approximately 1000A.
b. Etch wafers 3 through 6 in BpE at 22.5°C for 75 sec.
°
c. Check Gate Oxide Thickness Etch in BOE to 900A.
d. Remove Photoresist in boiling (,95°C) N2SO4 H2O2 solution. '
e. Wash in running DI water 15 minutes.
3. Resistivity check wafers 1, 2, and 7.
Wafer #1 - 2300 S^/a
Wafer #2 - 16 ^/t^
Wafer #3 - .120 ^ /i1
VIZ. First Metal Level
1. Pre diffusion clean all wafers.
a. Load wafers into Electron Beam evaporation chamber.
.:..
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b. Evacuate chamber to a pressure of 1x10
-g
 Torr. Heat chamber to
100°C for 1 hour before evaporation. to remove all water vapor
from wafers and chamber.
°
c. Evaporate 99.990q Pure Aluminum at 20A/sec. for G.25 minutes to
°
a thickness of 7500A.
d. Allow chamber to cool to room temperature before opening.
2. Photolithography process wafers 3 through 6. P1ask #6.
3. Metal etch
a. Etch wafers in Aluminum etch at 25°C until metal pattern is
clear. Check pattern under microscope. Return to etch both if
necessary.
b. Strip resi,^± it photoresist stripping. solution ^"EC strip by
Allied Chemical Corp.") 3 minutes at 95°C.
c. Clean wafers by .boiling in Trichloroc^thylene for 3 minutes,
acetone for 3 minutes, and methanol 3 minutes. Wash in running
DI water 10 minutes.
d. Blow dry with nitrogen.
e. Electrical test. At this time the test devices on the wafers
^^^^^^ checked to determine if they were functional.
were made using a micro probe sta ti on and a "Tektronix"
177 curve tracer.
ng test devices were found on all wafers with N T90S thresh-
^altages from 1 to 3 volts and P MOS threshold voltages from
^ ^4 volts.
__.. ®_..,___r_^
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VIII. ^ntermeta7 Oxide
1. A11 wafers were sent to h15FC at Huntsville for CUD intermetal oxide
°
to 8000A.
2. Intermetal Oxide - UTA etch.
a. Photolithography .process. mask n7 wafers 3-6.
b. Etch wafer #2 in 80E at 22.5°C to base silicon. Time 3 minutes.
c. Etch ^tafers 3-6 in QOE at 22.5°C for 3 minutes + 15 seconds.
d, Strip photoresist in "EC Strip" photoresist stripping solution.
e. Clean wafers in boiling Trichloroethylene for 3 minutes, acetone
3 minutes, and methonal 3 minutes. 4Jash in running DI grater 10
minutes.
f. Blow dry with N2.
IX. Second Metal Level
tJafers returned to MSFC at Huntsville for passivation and second
metal process. Only the passivation was applied to the wafers. The
second level metal was not attempted. The wafers were then returned to
Auburn. When contact window opening was attempted, the metal pads were
destroyed, and reliable contact could not be made for further testing.
The photomicrographs on the next page show the wafers before and after
the inter-metal passivation and contact etching. In photograph b the
pad areas have been opened, but the pad metal has been etched away.
Conclusions
1. Results of tests show that a good quality oxide of the thickness re-
quired for a theoretically better Rad Hard device can be grown. Low
temperature HCL ax^ides give the best quality oxide.
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(a) Before Intermetal Oxide
(b) After Intermetal Oxide
Figure 4. Photomicrographs of Wafers Before and After
Intermetal Passivation and Contact Etching.
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2. The testing of devices at progressive steps of fabrication i11us-
Crated that successful C•MOS circuits using the process developed at
P^1SFC with modifications to the cleaning steps and gate oxide growth,
can be made. At intermediate stages during processing, test devices
showed correct threshold voltages on both the n- and p-channel de-
vices.
3. The devices could not be completed and. tested for Rad hardness be-
cause of damage to the wafers that occured during delays in shipping
.	 r
them back and forth. between Auburn and MSFC. Large negative thresh-
old voltage shifts v^ere also noted before and after shipment of the
wafers. Many of the n-channel transistors had become depletion-mode
dayices threshold voltage ^ 0). These threshold shifts prevent
proper operation of CMOS logic. These problems could be resolved by
doing all the processing in one facility. 	
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